S.no
|
Roll No.
|
Names of
Students
|
Title
|
Academic Year
|
1
|
1608-13-735-062
1608-13-735-093
1608-13-735-096
|
SRI ADITYA.M
SHEKAR.G
DINESH BABU.G
|
FPGA
implementation of modified reversible BOOTH Algorithm
|
2016-17
|
2
|
1608-13-735-087
1608-13-735-094
1608-13-735-320
|
GAYATHRI.K
UMARANI.B
PRASANNA.G
|
Performance
comparison of weighted Modulo (2n +1) Adder using Different prefix structures
|
2016-17
|
3
|
1608-13-735-010
1608-13-735-017
1608-13-735-022
|
K. PRADEEP KUMAR
N.VAMSHIDHAR REDDY
CH.SHREELASYA
|
Android Controlled
Pick and Place Robotic Arm Vehicle
|
2016-17
|
4
|
1608-14-735-020
1608-14-735-040
1608-14-735-042
|
K.
ROHITH VB REDDY
A.
MAHENDRA
M.
SHIVANI
|
Design
and Implementation of all Digital Phase Locked Loop on FPGA
|
2017-18
|
5
|
1608-14-735-092
1608-14-735-093
1608-14-735-098
|
J.RAKESH
S.ARAVIND
N.JAUL SAMUEL
|
Image based password authentication for illiterate using touch
screen
|
2017-18
|
Projects Guided
Subscribe to:
Posts (Atom)
No comments:
Post a Comment